HDI PCB Design Guide

08 October 2026
New

An HDI PCB Design Guide explains how to design high-density interconnect printed circuit boards using fine lines and spaces, microvias, blind and buried vias, and optimized multilayer stack-ups. A reliable design must balance electrical performance, routing density, manufacturing capability, thermal reliability, and cost. Engineers should define the HDI architecture, select suitable materials, establish via rules, verify impedance, and complete design-for-manufacturing (DFM) checks before releasing fabrication files.

This guide covers HDI PCB design parameters, 1+N+1 and 2+N+2 stack-ups, any-layer HDI, microvia structures, fine-pitch BGA routing, signal integrity, IPC standards, and practical manufacturing controls. It also provides a reference for engineers preparing an HDI PCB Design Guide PDF for internal design reviews.

HDI PCB Design Parameters

HDI design starts with measurable constraints. The minimum feature size should not be selected independently of copper thickness, dielectric thickness, registration tolerance, plating quality, and the fabricator's process capability.

Typical values vary by manufacturer, material system, board thickness, and production volume.

Design parameter	Typical engineering range	Key consideration
Minimum line/space	40/40–75/75 μm	Confirm achievable etched copper geometry
Laser microvia diameter	75–150 μm	Depends on laser process and dielectric thickness
Mechanical drill diameter	0.15–0.30 mm	Smaller holes may require specialized processes
Microvia dielectric depth	50–100 μm	Affects laser formation and plating reliability
Microvia aspect ratio	Commonly around 0.7:1–1:1 or lower	Verify the fabricator's qualified limits
Controlled impedance	Commonly ±10%; tighter targets may be possible	Confirm tolerance and test method
HDI layer structure	1+N+1, 2+N+2, or any-layer	Select according to routing density and reliability
Fine-pitch BGA pitch	0.4–0.8 mm	Escape routing depends on pad size and via strategy

These figures are initial design references, not universal manufacturing guarantees. Obtain a written capability review from the selected HDI PCB manufacturer before finalizing the stack-up.

HDI Architecture and Stack-Up Structures

HDI architecture determines how many sequential lamination cycles are needed, where microvias connect, and how routing channels are created around dense component areas.

1+N+1 Stack-Up

A 1+N+1 structure adds one HDI build-up layer on each side of an inner core. For example, a 6-layer core can become an 8-layer board after adding two build-up layers.

This architecture is often suitable for compact products with moderate routing density, including consumer electronics, communication modules, and embedded computing boards. It may reduce via congestion without requiring a more complex build-up sequence.

2+N+2 Stack-Up

A 2+N+2 structure adds two build-up layers on each side of the core. It provides additional routing channels and more flexibility for fine-pitch components, power distribution, and high-speed signal breakout.

The trade-off is greater process complexity. Additional lamination cycles increase the importance of layer registration, dielectric control, copper balance, and microvia reliability.

Any-Layer HDI

Any-layer HDI uses interconnected microvias across successive build-up layers to provide routing flexibility between layers. It is useful when component density and routing restrictions make conventional through-hole access inefficient.

However, any-layer designs demand tight control of microvia formation, copper filling, planarization, and interlayer registration. They should be selected only when the routing benefit justifies the manufacturing cost and reliability requirements.

HDI Architecture Comparison

Architecture	Routing capability	Manufacturing complexity	Typical application
1+N+1	Moderate to high	Moderate	Compact consumer and industrial electronics
2+N+2	High	High	Dense BGA and advanced communication boards
Any-layer HDI	Very high	Very high	Highly integrated processors and compact advanced systems

The best stack-up is not necessarily the one with the most layers. It is the simplest qualified architecture that meets routing, electrical, and reliability requirements.

Governing Standards and IPC Requirements

IPC standards help define design practices, qualification requirements, and acceptance criteria. The applicable revision and product class should be agreed upon by the design team, fabricator, and customer.

Important references include:

IPC-2221: Generic standard for printed board design.
IPC-2222: Sectional design standard for rigid organic printed boards.
IPC-2226: Design standard for high-density interconnect printed boards.
IPC-6012: Qualification and performance specification for rigid printed boards.
IPC-6016: Qualification and performance specification for HDI printed boards.
IPC-A-600: Acceptability criteria for printed boards.

Official standards information is available from the IPC standards website.

Design rules and acceptance criteria are not interchangeable. A design standard helps establish how the board should be designed; a qualification or acceptability standard addresses the required performance and inspection criteria. The purchase specification should identify the applicable documents, revision levels, and acceptance class.

Via Architecture and Rules

Via selection affects routing density, signal integrity, fabrication cost, and long-term reliability. Engineers should define via types and permitted connections in the stack-up rather than leaving them to be inferred during layout.

Microvias

Microvias are typically laser-drilled holes used to connect adjacent or nearby build-up layers. A common starting point is a 75–150 μm laser via with a dielectric depth of approximately 50–100 μm.

The final geometry must be compatible with the material and plating process. Smaller vias are not automatically better: reducing diameter can improve routing density but may narrow the process window for drilling, cleaning, copper deposition, and filling.

Blind and Buried Vias

Blind vias connect an outer layer to one or more internal layers without passing through the entire board. Buried vias connect internal layers and are not visible on the finished outer surfaces.

Both can free routing channels compared with full-depth through-holes. However, they require carefully planned layer transitions and additional manufacturing controls.

Via-in-Pad

Via-in-pad places a via directly inside a component land, often to improve breakout routing beneath fine-pitch BGAs. The via may require resin filling, copper capping, and surface planarization to provide a suitable soldering surface.

An untreated open via in a solder pad can draw solder away from the joint or create an uneven surface. The design notes should clearly specify via filling, capping, surface finish, and acceptable pad geometry.

Stacked vs. Staggered Microvias

Stacked microvias align vertically across successive dielectric layers. Staggered microvias are offset, creating a lateral step between connections.

Feature	Stacked microvias	Staggered microvias
Routing density	Very high	High
Layer-to-layer alignment	Demanding	More flexible
Reliability considerations	Interface and copper-fill quality are critical	Geometry and connecting trace integrity are critical
Manufacturing cost	Often higher	Can be lower, depending on design
Best use	Extremely dense layer transitions	Designs with enough lateral routing space

Stacked structures can be necessary for compact routing, but each stacked interface adds a reliability concern. Where space allows, staggered microvias may offer a more forgiving design. The choice must be validated against the manufacturer's qualified process and the board's thermal environment.

Materials and Signal Integrity

Material selection influences insertion loss, impedance stability, thermal reliability, and manufacturing consistency. High-speed HDI designs should evaluate the complete signal path rather than selecting laminate solely by a headline dielectric constant.

Dielectric Substrates

Common FR-4 materials may be suitable for moderate-speed designs, while low-loss laminates may be needed for higher-frequency or longer-channel applications. Relevant properties include:

Dielectric constant (Dk) at the operating frequency.
Dissipation factor (Df) and insertion loss.
Glass transition temperature (Tg).
Coefficient of thermal expansion (CTE).
Moisture absorption and thermal reliability.

Dk values around 3.3–4.2 are common among various PCB laminates, but the exact value depends on the resin system, glass style, frequency, and test method. Use manufacturer data appropriate to the intended frequency rather than treating a single nominal value as universal.

Glass Weaves

Glass-fiber bundles create local variations in dielectric properties. If a narrow high-speed trace runs predominantly over resin-rich areas or glass bundles, propagation delay can vary between adjacent traces.

This can contribute to skew in differential pairs. Mitigation options include reviewing glass style and weave orientation, applying suitable routing strategies, and validating skew for sensitive channels. Weave effects should be assessed alongside trace geometry and material dispersion.

Impedance and Return Paths

Controlled impedance depends on trace width, copper thickness, dielectric height, reference-plane geometry, and material properties. A nominal 50-ohm single-ended trace or 90/100-ohm differential pair may be specified depending on the interface, but the target must come from the electrical design.

High-speed layout guidelines should include:

Keep high-speed signals over a continuous reference plane.
Avoid routing across plane splits or gaps.
Minimize unnecessary layer transitions.
Provide a suitable return-current path when signals change reference layers.
Control via stubs where they create significant discontinuities.
Confirm critical impedance with a field solver and fabrication coupons.

A ±10% impedance target is common in many applications, while some designs require tighter control. The tolerance must be agreed upon based on interface requirements and manufacturing capability.

Lines and Spaces for Fine-Pitch BGA Routing

Fine lines and spaces help route signals between closely spaced BGA pads, but minimum geometry must be evaluated with finished copper thickness and etching compensation in mind.

For example, a 0.5 mm-pitch BGA may require a combination of fine traces, optimized pad geometry, and microvia escape routing. A 0.4 mm-pitch device may require more advanced HDI features, depending on the ball diameter, land size, number of rows, and escape-routing strategy.

Do not assume that a smaller line/space value alone solves breakout congestion. Evaluate:

BGA pitch, pad diameter, and solder-mask clearance.
Whether dog-bone or via-in-pad routing is appropriate.
Available routing channels between pads.
Required signal, ground, and power connections.
Fabrication tolerances and the effects of copper etching.

A DFM review should verify that the selected geometry is manufacturable at the specified copper thickness and board construction.

Sequential Lamination and DFM

Sequential lamination builds HDI structures through repeated cycles of dielectric lamination, laser drilling, desmear or cleaning, copper deposition, plating, and pattern formation.

Each cycle introduces dimensional and registration considerations. As a result, stack-up feasibility should be reviewed before routing begins.

Key DFM Checks

Confirm the proposed stack-up and lamination sequence with the fabricator.
Check microvia diameter-to-depth ratio and via-to-copper clearance.
Verify stacked-via interfaces and resin-filled via-in-pad requirements.
Review copper balance and panel layout.
Confirm minimum annular ring, registration tolerance, and solder-mask clearance.
Identify controlled-impedance layers and test-coupon requirements.
Review drill files, fabrication notes, and the final layer map.

The fabricator should return a documented DFM report identifying any geometry that falls outside its qualified process window. Design changes should be resolved before tooling release, not after a failed first article.

Quality Control and Electrical Verification

A robust HDI quality plan should connect design requirements to measurable inspection and test methods.

Typical controls include:

Microsection analysis: Verify plated-hole construction, copper thickness, and microvia interfaces.
Electrical continuity and isolation: Detect opens, shorts, and unintended connections.
Impedance testing: Measure designated coupons against the agreed target and tolerance.
Registration inspection: Confirm layer alignment and critical feature relationships.
Surface inspection: Check via filling, copper capping, pad planarity, and surface finish.
Reliability evaluation: Apply thermal cycling or other qualification tests when required by the product specification.

Acceptance limits must be defined in the applicable purchase specification and IPC documents. A test result is meaningful only when its method, sample plan, and acceptance criteria are documented.

Representative HDI Manufacturing Case

The following is an illustrative engineering case based on common HDI design conditions, not a claim about a named customer's production records.

A 10-layer controller board uses a 0.5 mm-pitch BGA and requires dense escape routing alongside controlled-impedance signal layers. The initial layout relies heavily on through-vias, consuming routing channels and increasing congestion near the BGA.

The engineering team evaluates a 2+N+2 build-up structure, using laser microvias for local layer transitions and reserving selected layers for continuous reference planes. A preliminary microvia diameter of 100 μm and dielectric depth of 75 μm gives a 0.75:1 depth-to-diameter ratio. These are proposed design values and must be validated by the fabricator.

The team then checks the material Dk data, trace geometry, copper thickness, via transitions, and impedance-coupon design. A DFM review identifies a clearance conflict near the BGA and a stacked-via interface requiring explicit reliability review. The layout is revised before fabrication.

The key outcome is not simply a higher routing density. It is a manufacturable stack-up with documented via geometry, electrical requirements, and inspection criteria.

Common HDI PCB Design Errors

Choosing the Minimum Feature Too Early

Selecting the smallest available line/space or microvia can increase cost and reduce process margin. Establish electrical and routing needs first, then choose the smallest qualified geometry that solves the problem.

Ignoring Return-Path Continuity

A signal trace may meet impedance targets but still perform poorly if its reference plane is interrupted. Review reference transitions, return vias, and plane continuity during layout.

Using Stacked Microvias Without Reliability Review

Stacked structures can be necessary, but copper-fill quality and interface integrity are critical. Confirm the manufacturer's qualified structure and required validation tests.

Releasing Files Without a Complete Stack-Up

Unclear dielectric thicknesses, copper weights, via connections, or lamination notes can cause fabrication delays. Provide a complete layer table, drill mapping, material requirements, and controlled-impedance notes.

Frequently Asked Questions

What should an HDI PCB Design Guide PDF include?

It should include stack-up examples, HDI design parameters, microvia and via-in-pad rules, material selection, impedance requirements, DFM checks, applicable IPC standards, and fabrication documentation requirements.

How do I choose between 1+N+1 and 2+N+2?

Choose 1+N+1 when it meets routing and electrical requirements with fewer build-up layers. Consider 2+N+2 when fine-pitch breakout, routing congestion, or layer-transition requirements justify additional process complexity.

What is the difference between stacked and staggered microvias?

Stacked microvias align vertically across layers and support very dense routing. Staggered microvias are offset laterally and may provide a more forgiving structure when routing space is available. Reliability depends on the complete design and manufacturing process.

Which IPC standards apply to HDI PCB design?

IPC-2226 addresses HDI design, while IPC-6016 addresses HDI printed-board qualification and performance. IPC-2221, IPC-2222, and IPC-A-600 may also be relevant depending on the design and acceptance requirements. Confirm the applicable editions and product requirements with the customer and fabricator.

Conclusion

A successful HDI PCB design balances routing density, electrical performance, manufacturing capability, and long-term reliability. Define the stack-up early, select qualified microvia structures, verify impedance and return paths, and complete DFM reviews before releasing fabrication data. The most effective design is not necessarily the most aggressive one; it is the design that meets the electrical requirements and can be manufactured consistently within the required cost and reliability limits.