HDI PCB Design Basics and Manufacturing Process

01 February 2026
New

What’s HDI? Essential Design Basics & Complete HDI PCB Manufacturing Process

High Density Interconnect (HDI) represents a advanced PCB technology that enables compact, high-performance electronics by maximizing routing density, reducing signal path lengths, and supporting dense component placement. HDI PCBs, including hdi circuit boards and multilayer PCB variants, rely on specialized via technologies (microvia, blind via) and manufacturing processes to address the demand for smaller, more powerful devices across consumer, industrial, and aerospace sectors. This guide defines HDI, breaks down core design basics, and details the full HDI PCB manufacturing process—integrating industry standards and practical insights to resolve common design and production challenges.

What is HDI? Core Definition & Key Characteristics

HDI (High Density Interconnect) refers to printed circuit boards designed with enhanced routing density, achieved through microvias, fine-pitch traces, and sequential lamination. Unlike standard PCBs, HDI PCBs prioritize miniaturization without compromising signal integrity or reliability, making them foundational for modern electronics where space is at a premium.

Key Traits of HDI PCBs

Microvia Usage: Laser-drilled microvias (diameter ≤6mil/0.15mm) enable vertical interconnection between layers, reducing the space required for vias by 50-60% compared to standard through-holes.
High Component Density: Support for fine-pitch components (e.g., 0.4mm pitch BGAs) and increased I/O counts, with component density 2-3x higher than standard multilayer PCBs.
Sequential Lamination: Build-up layers added incrementally to the core, allowing for blind via and buried via integration without compromising board thickness.
Controlled Impedance: Tight impedance tolerance (±5% for critical signals) to maintain signal integrity in high-speed applications (≥10Gbps).
Compliance with Standards: Adherence to IPC-2226 (HDI design) and IPC-6012 (performance) standards to ensure consistency across manufacturing.

HDI vs. Standard Multilayer PCB: Core Differences

Characteristic	HDI PCB	Standard Multilayer PCB
Via Type	Microvia, blind via, buried via	Through-hole vias (≥12mil diameter)
Component Density	2-3x higher (supports 0.4mm BGAs)	Lower (limited to ≥0.8mm BGAs)
Board Size	30-40% smaller for equivalent functionality	Larger due to bulkier vias
Signal Integrity	Superior (shorter signal paths, less crosstalk)	Moderate (longer paths, higher parasitic effects)
Manufacturing Complexity	Higher (laser drilling, sequential lamination)	Lower (mechanical drilling, single lamination)
Typical Applications	Smartphones, wearables, medical devices	Industrial controllers, basic consumer electronics

HDI PCB Design Basics

HDI PCB design requires precision to balance density, manufacturability, and performance. Core design elements address common pain points like routing congestion, signal degradation, and compatibility with specialized manufacturing processes.

Via Technology

Via technology is the cornerstone of HDI design, dictating routing density and signal integrity:

Microvias: Laser-drilled holes with diameters between 2-6mil (0.05-0.15mm), used for interconnection between adjacent layers or build-up layers and the core. Aspect ratio (depth-to-diameter) is limited to 0.75:1 per IPC-2226 to ensure reliable plating.
Blind Vias: Connect outer layers to inner layers without penetrating the entire board, eliminating stubs that cause signal reflections. Common in 4-8 layer HDI PCBs.
Buried Vias: Connect inner layers exclusively, hidden from outer surfaces to maximize routing space. Used in complex multilayer PCB designs (10+ layers).
Stacked Vias: Microvias stacked vertically through multiple build-up layers, increasing density by 30-40% compared to staggered vias. Require precise alignment (±0.002") during lamination.

Via-in-Pad

Via-in-Pad (VIP) technology places microvias directly within component pads, solving routing challenges for fine-pitch components:

Function: Eliminates "dogbone" routing (vias placed adjacent to pads), reducing trace length by 25-30% and lowering inductance for high-speed signals.
Design Specifications: Pads must be 20-30% larger than microvia diameter to ensure adequate copper coverage. Vias filled with non-conductive epoxy and plated over to maintain planarity for SMT assembly.
Benefits: Enables fanout of 0.4mm pitch BGAs (supporting 2-3 traces per pin row) and reduces board size by 15-20% compared to traditional routing.

Component Density

High component density is a defining feature of HDI PCBs, with design considerations focused on manufacturability:

Component Selection: Prioritize miniaturized components (0201 passives, fine-pitch BGAs) to maximize density without compromising assembly access.
Placement Rules: Maintain minimum clearances (≥8mil between component bodies) to enable automated soldering and inspection. Avoid overcrowding around test points and connectors.
Thermal Management: Dense component placement increases heat buildup—integrate thermal vias (10-12mil diameter) near high-power components (e.g., voltage regulators) to improve heat dissipation by 20-25%.

Trace Width and Spacing

Fine trace widths and tight spacing enable high density but require adherence to manufacturing limits:

Minimum Dimensions: Per IPC-2221, standard HDI designs use 3mil/3mil (width/spacing) for inner layers and 4mil/4mil for outer layers. Advanced processes support 2mil/2mil for ultra-dense applications.
Copper Weight Impact: Thin copper (½ oz or ¼ oz) reduces etching undercut, critical for fine traces. 1 oz copper is used for power traces to support higher current (up to 3A for 5mil width).
Crosstalk Mitigation: Follow the 3W rule (spacing = 3× trace width) for high-speed signals to reduce crosstalk by 40-50%. Use ground planes between signal layers for additional isolation.

Stackup Design

Layer stackup directly impacts signal integrity, manufacturability, and cost for HDI PCBs:

Core vs. Build-Up Layers: A rigid core (typically 2-8 layers) provides mechanical stability, while 1-4 build-up layers (per side) add routing density. Core thickness ranges from 0.4-0.8mm, with build-up layers using 0.1-0.15mm thin dielectrics.
Symmetrical Configuration: Symmetrical stackups (e.g., signal-ground-signal-power-power-signal-ground-signal) prevent board warpage during lamination, a common issue with uneven layer stress.
Reference Plane Continuity: Each signal layer must be adjacent to a solid ground or power plane to provide low-impedance return paths. Avoid splits or slots in reference planes under high-speed traces.
Impedance Planning: Stackup optimized for controlled impedance (50Ω single-ended, 100Ω differential) by adjusting trace width, spacing, and dielectric thickness (calculated via tools like Polar SI9000).

HDI PCB Manufacturing Process

The HDI PCB manufacturing process is more complex than standard PCBs, involving specialized steps for core fabrication, sequential lamination, and microvia processing. Each stage addresses unique challenges to ensure quality and consistency.

1. CAM and Engineering Preparation

Pre-manufacturing engineering ensures design files are compatible with fabrication capabilities:

File Review: Convert Gerber/ODB++ files to manufacturing-ready formats, verifying layer alignment, via sizes, and trace dimensions.
DFM Analysis: Check for manufacturability issues (e.g., insufficient annular rings, overly tight spacing) using DFM software. Resolve issues like microvia diameter <2mil or trace spacing <2mil to avoid defects.
Tool Path Generation: Create laser drilling and routing tool paths, with precise coordinates for microvias (±0.001" tolerance) to ensure stacked via alignment.

2. Core Fabrication

The core forms the rigid backbone of HDI PCBs, typically using FR-4 or high-Tg materials:

Material Cutting: Core material (pre-impregnated glass fabric with epoxy resin) cut to panel size (e.g., 18"×24") using automated shears.
Inner Layer Imaging: Apply dry film photoresist to copper-clad core layers, expose to UV light through a photomask, and develop to reveal trace patterns.
Etching: Remove unprotected copper using ferric chloride or cupric chloride etchant, creating inner layer traces. Etch uniformity controlled to ±10% to maintain trace width accuracy.
Core Lamination: Stack inner layers with pre-preg and outer copper foils, then laminate under controlled temperature (180-200°C) and pressure (200-300 psi) to form a solid core.
Core Drilling: Mechanical drilling of through-holes for core layer interconnection (if needed), followed by desmearing to remove resin residue from hole walls.

3. Sequential Lamination (Build-Up)

Sequential lamination adds build-up layers to the core, enabling blind via and microvia integration:

Dielectric Application: Apply thin dielectric material (0.1-0.15mm) to the core surface. Options include liquid epoxy (spin-coated) or pre-preg (laminated under heat/pressure).
Curing: Dielectric cured in an oven (150-180°C) to achieve mechanical stability and uniform thickness.
Repeat for Additional Layers: Process repeated for each build-up layer (1-4 per side), with each layer adding routing density. Symmetrical build-up (equal layers on top/bottom) prevents warpage.

4. Laser Drilling

Laser drilling creates microvias and blind vias with precision unmatched by mechanical drilling:

Laser Selection: UV lasers (355nm wavelength) used for microvias ≤6mil, as they produce clean, narrow holes with minimal thermal damage to dielectrics.
Depth Control: Laser power adjusted to control drilling depth (critical for blind vias) with tolerance ±0.005mm. Stacked vias require alignment with existing vias (±0.002" accuracy).
Desmearing: Plasma or chemical desmearing removes resin smears from hole walls, ensuring reliable copper adhesion during plating.

5. Via Plating/Filling

Vias require plating to enable electrical conductivity, with filling for stacked and via-in-pad applications:

Electroless Copper Plating: Thin copper layer (0.5-1µm) deposited on hole walls and board surfaces to create a conductive base.
Electrolytic Copper Plating: Additional copper (20-25µm) plated to meet current-carrying requirements (per IPC-6012 Class 2/3). Thickness variation controlled to ≤10%.
Via Filling: Stacked vias and via-in-pad filled with conductive (for power) or non-conductive (for signal) epoxy to prevent voids and ensure planarity. Epoxy cured at 150-180°C, then ground flat to match board surface.

6. Imaging and Etching (Build-Up Layers)

Each build-up layer undergoes imaging and etching to create trace patterns:

Photoresist Application: Dry film or liquid photoresist applied to the plated build-up layer.
Exposure and Development: UV exposure through a photomask defines trace patterns, followed by development to remove unexposed resist.
Etching: Unprotected copper etched away to form build-up layer traces. Etch parameters optimized for fine traces (3mil width) to minimize undercut.
Resist Stripping: Remaining photoresist stripped to reveal finished traces.

7. Final Surface Finish

Surface finish protects copper from oxidation and ensures reliable solder joints:

Common Finishes for HDI PCBs:

Immersion Gold (ENIG): Thin gold layer (2-5µin) over nickel (100-150µin) for excellent solderability and shelf life (≥12 months). Ideal for fine-pitch components.
Immersion Silver: Cost-effective option with good solderability, but requires storage in dry environments to prevent tarnishing.
OSP (Organic Solderability Preservative): Thin organic layer that protects copper, compatible with lead-free soldering.

Application Process: Finishes applied via immersion or electrolytic plating, with thickness controlled to ±10% per IPC-4522.

8. Final Test and Inspection

Rigorous testing ensures HDI PCBs meet performance and quality standards:

Visual Inspection: AOI (Automated Optical Inspection) checks for trace defects, solder mask errors, and surface finish issues.
Electrical Testing: Flying probe testing verifies continuity, short circuits, and impedance (using TDR for high-speed signals).
X-Ray Inspection: Checks stacked via alignment, via filling quality, and BGA solder joint integrity (critical for hidden connections).
Reliability Testing: Sample boards undergo thermal cycling (-40°C to 125°C) and humidity testing to validate adherence to IPC-6012 Class 3 requirements for harsh environments.

FAQ: HDI PCB Design & Manufacturing

How to choose between HDI and standard multilayer PCB?

Select HDI if your design requires: 0.4mm+ fine-pitch components, board size reduction of 30%+, high-speed signals (≥10Gbps), or dense routing. Choose standard multilayer PCB for cost-sensitive designs with larger components (≥0.8mm pitch) and moderate density needs.

What is the typical cost premium for HDI PCBs vs. standard PCBs?

HDI PCBs cost 30-50% more than standard multilayer PCBs due to specialized processes (laser drilling, sequential lamination). The premium decreases with volume—for orders ≥10,000 units, the cost gap narrows to 20-25%.

Can HDI PCBs use the same materials as standard PCBs?

Core layers often use standard FR-4 (Tg ≥180°C), but build-up layers require low-Dk (3.0-3.8) and low-Df (≤0.005) materials (e.g., Rogers 4350, Isola I-Speed) to maintain signal integrity for microvias and fine traces.

What is the minimum board thickness for HDI PCBs?

8-layer HDI PCBs (2 build-up layers per side) can be as thin as 0.8mm, while 4-layer HDI PCBs can reach 0.4mm. Thickness is limited by dielectric and copper thickness requirements (per IPC-6012).

Conclusion

HDI (High Density Interconnect) technology revolutionizes PCB design and manufacturing by enabling miniaturization, high component density, and superior signal integrity—addressing the core demand for smaller, more powerful electronics. HDI PCB design basics, including via technology (microvia, blind via), via-in-pad, fine trace routing, and optimized stackup, resolve common pain points like routing congestion and signal degradation. The HDI PCB manufacturing process, from CAM preparation to final test, leverages specialized steps (laser drilling, sequential lamination, via filling) to translate design intent into high-quality boards. By adhering to IPC standards and integrating HDI best practices, designers and manufacturers can produce multilayer PCB and hdi circuit boards that meet the rigorous requirements of modern applications—from smartphones to aerospace systems. Understanding HDI’s design and manufacturing fundamentals is essential for staying competitive in the fast-evolving electronics industry.